

## United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/710,880	08/10/2004	Louis C. Hsu	FIS920040114US1	4879		
29154	7590 06/30/2005		EXAM	EXAMINER		
FREDERIC	FREDERICK W. GIBB, III			ANYA, IGWE U		
MCGINN &	GIBB, PLLC					
2568-A RIV	2568-A RIVA ROAD			PAPER NUMBER		
SUITE 304	SUITE 304			2891		
ANNAPOLIS	ANNAPOLIS, MD 21401			DATE MAILED, 07/20/2005		
			DATE MAILED: 06/30/2005			

Please find below and/or attached an Office communication concerning this application or proceeding.

					M
		Applicati	on No.	Applicant(s)	Ŋ
A			80	HSU ET AL.	
Offic	e Action Summary	Examine	7	Art Unit	
		Igwe U. A	<u>*</u>	2891	
The MA Period for Reply	ILING DATE of this communic	ation appears on the	e cover sheet with the	correspondence ad	ldress
THE MAILING  - Extensions of time after SIX (6) MON'  - If the period for rep  - Failure to reply with Any reply received	D STATUTORY PERIOD FO DATE OF THIS COMMUNIC may be available under the provisions of THS from the mailing date of this commu- ply specified above is less than thirty (30) oly is specified above, the maximum stat hin the set or extended period for reply w by the Office later than three months aft an adjustment. See 37 CFR 1.704(b).	CATION. f 37 CFR 1.136(a). In no ev nication. days, a reply within the sta utory period will apply and w ill, by statute, cause the app	ent, however, may a reply be to utory minimum of thirty (30) da ill expire SIX (6) MONTHS fror lication to become ABANDON	mely filed  ys will be considered timel in the mailing date of this co ED (35 U.S.C. § 133).	
Status					
1)⊠ Respons	ive to communication(s) filed	on 10 August 2004	!		•
· <u> </u>		o)⊠ This action is r	=		
,	s application is in condition for	·—-		osecution as to the	e merits is
	accordance with the practic	•	-		
Disposition of Cla	iims				
4)⊠ Claim(s)	1-20 is/are pending in the ap	plication.			
4a) Of the	e above claim(s) is/are	e withdrawn from co	nsideration.	•	
5) Claim(s)	is/are allowed.				
6)⊠ Claim(s)	1-20 is/are rejected.	•		•	
7) Claim(s)	is/are objected to.				•
8) Claim(s)	are subject to restrict	on and/or election r	equirement.		
Application Paper	'S	. •			
9)☐ The speci	fication is objected to by the	Examiner.			
10) The draw	ing(s) filed on is/are:	a) accepted or b)	objected to by the	Examiner.	
Applicant	may not request that any object				
Replacem	ent drawing sheet(s) including t	he correction is requir	ed if the drawing(s) is ol	ojected to. See 37 CF	FR 1.121(d).
11)☐ The oath	or declaration is objected to	by the Examiner. No	ote the attached Office	e Action or form PT	O-152.
Priority under 35	U.S.C. § 119				
a)□ All b)	dgment is made of a claim fo ☐ Some * c)☐ None of: rtifled copies of the priority d		,	a)-(d) or (f).	
00	rtified copies of the priority d			tion No	
		ocuments have bee			Stano
2. <u>□</u> Ce		f the priority docume	ante nava naan racak		
2.☐ Ce 3.☐ Co	pies of the certified copies o			eu in uns Nauonai	Stage
2.☐ Ce 3.☐ Co ap <sub>l</sub>	pies of the certified copies or plication from the Internation	al Bureau (PCT Rul	e 17.2(a)).		Olage
2.☐ Ce 3.☐ Co ap <sub>l</sub>	pies of the certified copies o	al Bureau (PCT Rul	e 17.2(a)).		Stage
2.☐ Ce 3.☐ Co ap <sub>l</sub> * See the att	pies of the certified copies or plication from the Internation	al Bureau (PCT Rul	e 17.2(a)).		Stage
2. ☐ Ce 3. ☐ Co ap  * See the att  Attachment(s)  1) ☑ Notice of Referen	pies of the certified copies of plication from the Internation tached detailed Office action to the control of	al Bureau (PCT Rul for a list of the certi	e 17.2(a)). fied copies not receiv	ed.	Stage
2. Ce 3. Co ap * See the att  Attachment(s) 1) Notice of Referen 2) Notice of Draftspe	pies of the certified copies or plication from the Internation tached detailed Office action	al Bureau (PCT Rul for a list of the certi	e 17.2(a)).  fied copies not receiv  4)  Interview Summar Paper No(s)/Mail D	ed. y (PTO-413)	: .

## **DETAILED ACTION**

## Claim Rejections - 35 USC § 102

1. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless -

- (b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.
- 2. Claims 1, 2, 3 7 are rejected under 35 U.S.C. 102(b) as being anticipated by Temple et al. (US Patent 5654226).
- 3. Temple et al. teach a method of manufacturing integrated circuit chips, comprising:

partially joining an integrated circuit wafer (10) to a supporting wafer (12) at a limited number of joining points (18);

processing said integrated circuit wafer to form devices and wiring in said integrated circuit wafer (col. 2 line 62 – col. 3 line 2); and

cutting through said integrated circuit wafer to form chip sections,

wherein, during said cutting process, said integrated circuit wafer separates from said supporting wafer in chip sections where said integrated circuit wafer is not joined to said supporting wafer by said joining points (dicing line 20 overlaps joining points);

further comprising aligning said integrated circuit wafer to said supporting wafer before performing said joining process (fig. 1);

Art Unit: 2891

wherein chip sections where said integrated circuit wafer remains joined to said supporting wafer are thicker than said chips sections where said integrated circuit wafer separates from said supporting wafer (figs. 2);

wherein said joining process comprises a bonding process (col. 2 lines 62 – 66); wherein said joining process comprises a thermal oxide bonding process (col. 2 lines 15 – 20); and

wherein said joining process creates said joining points to survive processing temperatures that are reached during said processing that forms said devices and said wiring in said integrated circuit wafer (col. 2 line 66 – col. 3 line 2).

- 4. Claims 1, 2, 3–9, 10 16 and 18 20 are rejected under 35 U.S.C. 102(b) as being anticipated by Delgado et al. (US Patent 5091331).
- 5. Delgado et al. teach a method of manufacturing integrated circuit chips comprising:

partially joining an integrated circuit wafer to a supporting wafer at a limited number of joining points; reducing the thickness of said integrated circuit wafer (col. 3 lines 11 – 19);

processing said integrated circuit wafer to form devices and wiring in said integrated circuit wafer (col. 3 lines 27 –31); and

cutting through said integrated circuit wafer to form chip sections, wherein, during said cutting process, said integrated circuit wafer separates from said supporting wafer in chip sections where said integrated circuit wafer is not joined to said supporting wafer by said joining points (col. 3 lines 39 – 44);

Application/Control Number: 10/710,880

Art Unit: 2891

further comprising aligning said integrated circuit wafer to said supporting wafer before performing said joining process (fig. 1C);

wherein chip sections where said integrated circuit wafer remains joined to said supporting wafer are thicker than said chips sections where said integrated circuit wafer separates from said supporting wafer (fig. 1C);

wherein said joining process comprises a bonding process (col. 3 lines 11 – 19); wherein said joining process comprises a thermal oxide bonding process(col. 3 lines 11 – 19);

wherein said joining process creates said joining points to survive processing temperatures that are reached during said processing that forms said devices and said wiring in said integrated circuit wafer (col. 3 lines 11 - 37); and

chemically-mechanically polishing said integrated circuit wafer to reduce the thickness of said integrated circuit wafer (col. 3 lines 22 – 24).

## Claim Rejections - 35 USC § 103

- 6. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
  - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. This application currently names joint inventors. In considering patentability of the claims under 35 U.S.C. 103(a), the examiner presumes that the subject matter of the various claims was commonly owned at the time any inventions covered therein were made absent any evidence to the contrary. Applicant is advised of the obligation

Art Unit: 2891

under 37 CFR 1.56 to point out the inventor and invention dates of each claim that was not commonly owned at the time a later invention was made in order for the examiner to consider the applicability of 35 U.S.C. 103(c) and potential 35 U.S.C. 102(e), (f) or (g) prior art under 35 U.S.C. 103(a).

- 8. Claims 3, 10 and 17 are rejected under 35 U.S.C. 103(a) as being unpatentable over Delgado et al. in view of Yoshihara et al. (US Patent 6555901).
- 9. Delgado et al. teach the features previously outlined, but lack a step further comprising, before said joining process, roughening portions of said integrated circuit wafer facing said supporting wafer to create rough surface portions at the interface of said integrated circuit wafer, wherein said roughening process avoids producing rough surface portions adjacent said joining points.
- 10. However, Yoshihara et al. teach a method of roughening portions of said integrated circuit wafer facing said supporting wafer to create rough surface portions at the interface of said integrated circuit wafer, wherein said roughening process avoids producing rough surface portions adjacent said joining points before the joining process (col. 6 lines 54 65) to promote a eutectic reaction.
- 11. Therefore, it would have been obvious to one of ordinary skill in the art at the time the invention was made to incorporate the teachings of Yoshihara et al. into the Delgado et al. reference to enhance the bonding strength.
- 12. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Igwe U. Anya whose telephone number is (571) 272-1887. The examiner can normally be reached on M F 8:30am 5:00pm.

Application/Control Number: 10/710,880

Art Unit: 2891

13. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, William B. Baumeister can be reached on (571) 272-1722. The fax phone

number for the organization where this application or proceeding is assigned is 703-

872-9306.

14. Information regarding the status of an application may be obtained from the

Patent Application Information Retrieval (PAIR) system. Status information for

published applications may be obtained from either Private PAIR or Public PAIR.

Status information for unpublished applications is available through Private PAIR only.

For more information about the PAIR system, see http://pair-direct.uspto.gov. Should

you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

ΙA

June 25, 2005

Igwe U. Anya Examiner Art Unit 2891

> DAVID ZARNEKE PRIMARY EXAMINER

Page 6